This course is designed to cover a global understanding of Verilog HDL- based design.  Topics treated include: Event-Driven Simulation, hardware modeling and simulation in Verilog, data types and logic system in Verilog, Structural and behavioral modeling, user-defined tasks and functions in Verilog and interactive debugging in Verilog using software tools.